A soft power reset circuit

Last modified by Victor Zhang on 03:56, 28/10/2020

Simulation on CircuitJS

Background: It might be needed to have a reset pulse with boot code to detect reset and hold

The circuit uses 4 pMOS and 2 nMOS

The idea is to use or gate and capacitor charging one pin to release the second input for the output to be a low pulse

The 2 pMOS flip on the bottom right side might not be needed, as 4.65v and 4.93v will be both counted as high, so not that important.

1603828591898-360.png

Tags:
Created by Victor Zhang on 03:56, 28/10/2020

Recently Visited